FIG. 1






FIG. 3





3/5


FIG. 4B


TEST CASE TABLE						
STRIDE	101	137	173	211	• • •	
TC1	R	W	T	0		
TC2	Q	R	W	T	• • •	
•	•	•	•	•		
•	•	•	•	•		
	TC1 TC2	STRIDE 101 TC1 R TC2 Q • •	STRIDE 101 137 TC1 R W TC2 Q R • • •	STRIDE 101 137 173 TC1 R W T TC2 Q R W • • • •	STRIDE 101 137 173 211 TC1 R W T O TC2 Q R W T • • • • •	

FIG. 4C

	COMMAND TABLE						
	COMMAND	FUNCTION	BUS COMMAND	CORNER CASE			
402	0	NO OP					
	Q	GEN_EXT_COMMAND	READ				
	R	GEN_EXT_COMMAND	READ	DIRTY			
	W	GEN_INT_COMMAND	WRITE				
	T	GEN_INT_COMMAND	FLUSH				
	•	•	•	•			
	•	•	•	•			
	•	•	•	•			

The first part of the first pa








FIG. 8
(PRIOR ART)

INTERNAL
BUS
803
802
VLSI
BUS
INTERFACE
UNIT
804
EXTERNAL
BUS